Designing DDR3 SDRAM controllers with today's FPGAs - EE Times